)]}'
{
  "commit": "70db191efa47af001b0116b4d7e7132cf85505ec",
  "tree": "3066ac7e74fe6fe2279c761c13e5ef4b9c414a5b",
  "parents": [
    "a4f637d988bd495ff27634e1ab02f7156b01bd16"
  ],
  "author": {
    "name": "Jim Lin",
    "email": "jim@andestech.com",
    "time": "Tue Jul 01 08:48:13 2025 +0800"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Tue Jul 01 08:48:13 2025 +0800"
  },
  "message": "[RISCV] Add LLVM IR intrinsicis vrgatherei16/vslideup/vslidedown support for Zvfbfmin (#146312)\n\nThis patch add LLVM IR intrinsicis vrgatherei16/vslideup/vslidedown\nsupport for Zvfbfmin.",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "9c03c7c83af04a4c28d98b7e790420093fb0cdc3",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td",
      "new_id": "1c9242ddad56f658189b3dac7b30ecf41e232709",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td"
    },
    {
      "type": "modify",
      "old_id": "75c00e406b4f16499d2a4bab172880960380d2ec",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/RISCV/rvv/vrgatherei16.ll",
      "new_id": "809276c751af8b37a9cf2fbbc98aafba7d7b22ac",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/RISCV/rvv/vrgatherei16.ll"
    },
    {
      "type": "modify",
      "old_id": "f0f78c211c4a9e23b566995efc94bde3aead0c26",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/RISCV/rvv/vslidedown.ll",
      "new_id": "22a90cc2c94ac0237a37b48293672e43f49d2fc7",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/RISCV/rvv/vslidedown.ll"
    },
    {
      "type": "modify",
      "old_id": "8e3c05611bc71ca3a6a85eb475ba0ed6df4ab07f",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/RISCV/rvv/vslideup.ll",
      "new_id": "0291207ccdb497d4d34f6c370590ff3794c11658",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/RISCV/rvv/vslideup.ll"
    }
  ]
}