)]}'
{
  "commit": "70aebae2a13114f4e3d5e2460c052d8f3de295be",
  "tree": "7e40120d8552cd782a37aa65561adf283f424167",
  "parents": [
    "f8d5a003faa7567c2bac0b064ea6616f2e892467"
  ],
  "author": {
    "name": "Alexey Bataev",
    "email": "a.bataev@outlook.com",
    "time": "Tue Feb 10 08:59:44 2026 -0500"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Tue Feb 10 08:59:44 2026 -0500"
  },
  "message": "[SLP]Support for zext i1 %x modeling as select %x, 1, 0\n\nModel zext i1 %x to in as select i1 %x, in 1, in 0 in case, if there are\nother select instructions, which can be combined into a bundle.\n\nFixes #178403\n\nReviewers: hiraditya, RKSimon\n\nPull Request: https://github.com/llvm/llvm-project/pull/180635\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "f89c22fafcf04cf4f742b7c610947893d5178c6f",
      "old_mode": 33188,
      "old_path": "llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp",
      "new_id": "f18b6fc4dd957710254ff86e58bf7cd6c3451c8e",
      "new_mode": 33188,
      "new_path": "llvm/lib/Transforms/Vectorize/SLPVectorizer.cpp"
    },
    {
      "type": "modify",
      "old_id": "e1ee35217d1873daf8b1413c2ce53c981cef41bc",
      "old_mode": 33188,
      "old_path": "llvm/test/Transforms/SLPVectorizer/X86/bool-mask.ll",
      "new_id": "c1928fbf6ba67a72fc897aba8c5adb0dfdbc07bc",
      "new_mode": 33188,
      "new_path": "llvm/test/Transforms/SLPVectorizer/X86/bool-mask.ll"
    },
    {
      "type": "modify",
      "old_id": "252746b465bc63c0db4f8fe1ead812f4b8513840",
      "old_mode": 33188,
      "old_path": "llvm/test/Transforms/SLPVectorizer/X86/subvector-minbitwidth-unsigned-value.ll",
      "new_id": "428f54f153887a0159f1840a24d7c2c11ec6ec76",
      "new_mode": 33188,
      "new_path": "llvm/test/Transforms/SLPVectorizer/X86/subvector-minbitwidth-unsigned-value.ll"
    }
  ]
}