[AArch64][SME2] Improve register allocation of multi-vector SME intrinsics (#116399) The FORM_TRANSPOSED_REG_TUPLE pseudos have been created to improve register allocation for intrinsics which use strided and contiguous multi-vector registers, avoiding unnecessary copies. If the operands of the pseudo are copies where the source register is in the StridedOrContiguous class, the pseudo is used by getRegAllocationHints to suggest a contigious multi-vector register which matches the subregister sequence used by the operands. If the operands do not match this pattern, the pseudos are expanded to a REG_SEQUENCE. Patch contains changes by Matthew Devereau.
Welcome to the LLVM project!
This repository contains the source code for LLVM, a toolkit for the construction of highly optimized compilers, optimizers, and run-time environments.
The LLVM project has multiple components. The core of the project is itself called “LLVM”. This contains all of the tools, libraries, and header files needed to process intermediate representations and convert them into object files. Tools include an assembler, disassembler, bitcode analyzer, and bitcode optimizer.
C-like languages use the Clang frontend. This component compiles C, C++, Objective-C, and Objective-C++ code into LLVM bitcode -- and from there into object files, using LLVM.
Other components include: the libc++ C++ standard library, the LLD linker, and more.
Consult the Getting Started with LLVM page for information on building and running LLVM.
For information on how to contribute to the LLVM project, please take a look at the Contributing to LLVM guide.
Join the LLVM Discourse forums, Discord chat, LLVM Office Hours or Regular sync-ups.
The LLVM project has adopted a code of conduct for participants to all modes of communication within the project.