Sign in
◑
Theme
llvm
/
llvm-project
/
56ee698b48ab31be816dbdfd4bea8c3761663dbe
/
.
/
llvm
/
test
/
Transforms
/
VectorCombine
/
AArch64
tree: b772add1520f429cd20f2c5b300a710ca115d1b2 [
search
]
bitreverse-v2iN-to-scalar.ll
bitreverse-v8i8-to-gpr.ll
combine-shuffle-ext.ll
ext-extract.ll
extract-scalable.ll
fold-bitreverse-bswap-fold.ll
fold-equivalent-reduction-cmp.ll
fold-reduce-add-cmp-zero.ll
fold-signbit-reduction-cmp.ll
icmp-vector-reduce.ll
identity-shuffle-sve.ll
lit.local.cfg
load-bitcast-scalarization.ll
load-extract-insert-store-scalarization.ll
load-extractelement-scalarization.ll
load-insert-store.ll
load-widening.ll
narrow-phi-of-shuffles.ll
partial-reduce-crash.ll
scalarize-ext-extract-endian.ll
scalarize-scalable.ll
select-shuffle.ll
shrink-types.ll
shuffle-of-intrinsic-permute.ll
shuffle-of-intrinsics.ll
shuffletoidentity-concat.ll
shuffletoidentity.ll
sve-interleave-splat.ll
vecreduce-shuffle.ll
vscale-bitcast-shuffle-inseltpoison.ll
vscale-bitcast-shuffle.ll