)]}'
{
  "commit": "4e32fa991ee2c702d64e8db55ece2f01fdd7ffca",
  "tree": "7bac86e40e88c3dcc1ece7ac96d1e039a75f1d9b",
  "parents": [
    "b8142ec5020b0c95a7a83f92adc7388adaa2f127"
  ],
  "author": {
    "name": "Alex MacLean",
    "email": "amaclean@nvidia.com",
    "time": "Mon May 04 10:50:27 2026 -0700"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Mon May 04 10:50:27 2026 -0700"
  },
  "message": "[GIsel] Add combine (sub a, (mul x, C)) -\u003e (add a, (mul x, -C)) (#194282)\n\nCopy this canonicalization from InstCombine so it can run on\npost-legalized expansions. This is especially useful if the sub is a\nneg.",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "6370197d044e7cfe21ca35774b326ddd0f71b81c",
      "old_mode": 33188,
      "old_path": "llvm/include/llvm/Target/GlobalISel/Combine.td",
      "new_id": "20915543047716ed277228702b1a29e109ae9a77",
      "new_mode": 33188,
      "new_path": "llvm/include/llvm/Target/GlobalISel/Combine.td"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "2ebe27f31f5e9e4fc8191c9aec0c3d28e6db00b3",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AArch64/GlobalISel/combine-sub-of-mul-const.ll"
    },
    {
      "type": "modify",
      "old_id": "5ae2722693f8983128f3709836199beb8c426013",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AArch64/arm64-mul.ll",
      "new_id": "20b1c9f409e81c39940dc10c3b46f2a9940d19cc",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AArch64/arm64-mul.ll"
    },
    {
      "type": "modify",
      "old_id": "07becb3f5efbbaeb8950bcd5cd775aebddfd1045",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AArch64/mul_pow2.ll",
      "new_id": "8e3314103655ca7421acf37b2a819b4a3abebc8e",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AArch64/mul_pow2.ll"
    },
    {
      "type": "modify",
      "old_id": "a37300432bca019667f39c5059f82244df0db023",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AArch64/pr58431.ll",
      "new_id": "ea04c9c1ec3e7edf95eea10ab1048bb964c7b4ef",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AArch64/pr58431.ll"
    },
    {
      "type": "modify",
      "old_id": "1c6b241cb8f1269d63329bdee96260504a4bd341",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AArch64/rem-by-const.ll",
      "new_id": "eb8b9c29a255a1656433ebc89f73bd591b9d34af",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AArch64/rem-by-const.ll"
    },
    {
      "type": "modify",
      "old_id": "c09924b1b430f6cf92349e0a0cfc0fa8d0c90c36",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AArch64/urem-lkk.ll",
      "new_id": "df3b4953b26680c9638baac00f18119b8ecead33",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AArch64/urem-lkk.ll"
    },
    {
      "type": "modify",
      "old_id": "7737f3c0510fdb5a91afdbb3400c4adef33eb3a5",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/GlobalISel/fshl.ll",
      "new_id": "3cc7e5778b513fe993f597639eebb68174090658",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/GlobalISel/fshl.ll"
    },
    {
      "type": "modify",
      "old_id": "df74cd4545e9e83cf5f0e645d0a45c49ffb82e8b",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/GlobalISel/fshr.ll",
      "new_id": "7623c8b8aad578b6213127f917bd77a3ecdad74d",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/GlobalISel/fshr.ll"
    },
    {
      "type": "modify",
      "old_id": "8981b11a9028662d20211b51036a34f8a2168599",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/GlobalISel/sdiv.i32.ll",
      "new_id": "68e0ff3041c210191ae0c5c5355524304457e3e4",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/GlobalISel/sdiv.i32.ll"
    },
    {
      "type": "modify",
      "old_id": "1eb8457cd4a5d8f0a8f00f1b70a6c30a70d0fa31",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/GlobalISel/srem.i32.ll",
      "new_id": "a9e471b27057a4e8e3c31b538998f13a6c4a02b0",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/GlobalISel/srem.i32.ll"
    },
    {
      "type": "modify",
      "old_id": "6ae2f56f6ae6ded39ecfbb148acf066054ebf4ea",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/GlobalISel/urem.i32.ll",
      "new_id": "95a5652fdb308637ced2e307c03da8b90b20b7bd",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/GlobalISel/urem.i32.ll"
    },
    {
      "type": "modify",
      "old_id": "be5543b9b5b7f0f8b2ac6e91bf27eaf38684ac64",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/GlobalISel/urem.i64.ll",
      "new_id": "14226b3b375592eac1507d846cc85dd8bc27ab27",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/GlobalISel/urem.i64.ll"
    }
  ]
}