)]}'
{
  "commit": "45d96df7976ffa9eb5b951fc0f8f481ea6c43610",
  "tree": "74bd89af3e4e5c038041816a0bcb320e1093b5f1",
  "parents": [
    "07bc54bf4554398b199f4dc849e5193b98422f23"
  ],
  "author": {
    "name": "Diana Picus",
    "email": "Diana-Magda.Picus@amd.com",
    "time": "Mon May 05 14:08:00 2025 +0200"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Mon May 05 14:08:00 2025 +0200"
  },
  "message": "[AMDGPU] Support arbitrary types in amdgcn.dead (#134841)\n\nLegalize the amdgcn.dead intrinsic to work with types other than i32. It\nstill generates IMPLICIT_DEFs.\n\nRemove some of the previous code for selecting/reg bank mapping it for\n32-bit types, since everything is done in the legalizer now.",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "2fa03e3964207e550c9ed437de6364d790227cb8",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp",
      "new_id": "9c9b3d5d4f97fc04e7c88f323e1ff5189388a1e4",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp"
    },
    {
      "type": "modify",
      "old_id": "beb643217097038723ec545c25ed7f8980dc994f",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp",
      "new_id": "ff8658ed82a727ef9168c0b011dbbf6627e6cf2f",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp"
    },
    {
      "type": "modify",
      "old_id": "2ea94745860c39452b2400ee8d06b3138df9d639",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp",
      "new_id": "734bded69ba0326e1c292021692ce717da499de1",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp"
    },
    {
      "type": "modify",
      "old_id": "e2584a867cefca7060a25276f4aa71d97ddce71f",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/SIISelLowering.cpp",
      "new_id": "d7f1f1c651d68fa40eb5f55db011a74f0e6ea511",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/SIISelLowering.cpp"
    },
    {
      "type": "modify",
      "old_id": "dea20e2d84d7b5aa7d0c7f116b6511ad5d366bf5",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/SIInstructions.td",
      "new_id": "1bea53411d60ff5ef2a8b11bcfc4ddc7085da6eb",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/SIInstructions.td"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "ec940f8d3b0b091ec3c4914b08c9e75dbfd8e0d1",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/legalize-amdgcn.dead.mir"
    },
    {
      "type": "modify",
      "old_id": "a6352134bad259004deb3c025347d617a9ac9424",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/llvm.amdgcn.dead.ll",
      "new_id": "4e61cb4831545837dfb5a61cb7ab5f2b5f8e5b58",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/llvm.amdgcn.dead.ll"
    }
  ]
}