)]}'
{
  "commit": "42b5540211927011856599d960216dae943e1d78",
  "tree": "329bcd6827a937484ac4719432ff83ef810c84b4",
  "parents": [
    "bb7143f6669345825c214b26fbe336857f4bf523"
  ],
  "author": {
    "name": "Matt Arsenault",
    "email": "Matthew.Arsenault@amd.com",
    "time": "Fri Aug 09 00:43:04 2024 +0400"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Fri Aug 09 00:43:04 2024 +0400"
  },
  "message": "AMDGPU: Preserve atomicrmw name when specializing address space (#102470)\n\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "899465d66d957b1b0de51889ce9bb5f177467b39",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/SIISelLowering.cpp",
      "new_id": "f8767e00949bf0e6ae3fc36b210c9ab2a868da74",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/SIISelLowering.cpp"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "44cd7097059cd2ebad014eb230b87e0ed4641b77",
      "new_mode": 33188,
      "new_path": "llvm/test/Transforms/AtomicExpand/AMDGPU/expand-atomic-rmw-fadd-flat-specialization-preserve-name.ll"
    },
    {
      "type": "modify",
      "old_id": "96cbf057b490a8846de10c084d49cba7aed68bd7",
      "old_mode": 33188,
      "old_path": "llvm/test/Transforms/AtomicExpand/AMDGPU/expand-atomic-rmw-fadd-flat-specialization.ll",
      "new_id": "fc586a01e3bcf8e158f39332541369a5086b69f1",
      "new_mode": 33188,
      "new_path": "llvm/test/Transforms/AtomicExpand/AMDGPU/expand-atomic-rmw-fadd-flat-specialization.ll"
    },
    {
      "type": "modify",
      "old_id": "7eaaf2ae1ec997a1db548615d6877df2a94fff69",
      "old_mode": 33188,
      "old_path": "llvm/test/Transforms/AtomicExpand/AMDGPU/expand-atomic-rmw-fadd.ll",
      "new_id": "0a091bd0fc9ada6749c54906b7166d5b258eafa7",
      "new_mode": 33188,
      "new_path": "llvm/test/Transforms/AtomicExpand/AMDGPU/expand-atomic-rmw-fadd.ll"
    }
  ]
}