tree 77badcc971199a66293f9e684dfbe186ed4e1149
parent 2f7a5f7ffdff0660d465bf6024177529bc857de7
author Saleem Abdulrasool <compnerd@compnerd.org> 1762897041 -0800
committer GitHub <noreply@github.com> 1762897041 -0800
gpgsig -----BEGIN PGP SIGNATURE-----
 
 wsFcBAABCAAQBQJpE6yRCRC1aQ7uu5UhlAAAEcEQAIjOWRKNFVTWd5nCdaVreXuq
 MVF2fJpDW2z52BjCE27LxRA57c3CmRnVPySLHXVeErwVEqCQGZEFzbMS5Rm2L4RE
 K4MZpJsp4l9xkdgG8JDvzHQlsq9a2ags5DZ/5L2ksGCDTrYblThMZmQk6MsT8RN3
 jBDs6CmixxFRDB52woyO/8bU+G7xLCQ7SVkPwBnKZM1zrWaIhC1CiTRszujD0VhV
 jviq8nAoZ4PdSdH/2HEkE0qaAwvLavZDPtbq5HyRj1LbPq/jGvoHXKfJCl2uLTh5
 vyOKlxtr/rpokPNm2+JQb+KXZU9h6+b0MFOhpg91eHbR/BtP1ThX1OUUuceVxYBh
 dDhnKTTrYXVdsSGu+2VEcvrhqj3UKPMQj0B/XYTKXmmF6jqfViAIlck4aVbHij9q
 aqYIDiunx7Ozx7RyFc8U3N7t7igo6BUREXfyWZEw8lgjIqEy69+t2eQ0+MSCMNS9
 1BxDKa6tceYe8/R1Li6yApcJ4h08JEZYfDagCIrWwE+Hva1UDA3vWQnmojrGGYxk
 maT6yvbxNaU8UC5rW1ka1zNwO1ukpFPlXWHEsLNntFQ+ud7hvdZhAmxvPfxDhMcY
 alpY3Fq9oq6NHh/i8EJ6Bo1ywIBHYN9rfYef5FKIKe7BQ4SGKzyr84AQzL5QrWAF
 8wyaOkTzoXNtZb4xV+ph
 =cc0e
 -----END PGP SIGNATURE-----
 

AArch64: align pair-wise spills on WoS to 16-byte (#166902)

Adjust the frame setup code for Windows ARM64 to attempt to align
pair-wise spills to 16-byte boundaries. This enables us to properly emit
the spills for custom clang calling convensions such as preserve most
which spills r9-r15 which are normally nonvolatile registers. Even when
using the ARM64EC opcodes for the unwinding, we cannot represent the
spill if it is unaligned.