)]}'
{
  "commit": "269f5fe91ef9abec5dcdc574b5fb7e7f35269f29",
  "tree": "de791b6b81f74c87fc589fc795a728430bc72c58",
  "parents": [
    "b249b49c133d0b4e1e2505dfd0a53f4da50d2a7a"
  ],
  "author": {
    "name": "Ties Stuij",
    "email": "ties.stuij@arm.com",
    "time": "Fri May 09 16:24:48 2025 +0100"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Fri May 09 16:24:48 2025 +0100"
  },
  "message": "[AARCH64] Add support for Cortex-A320 (#139055)\n\nThis patch adds initial support for the recently announced Armv9\nCortex-A320 processor.\n\nFor more information, including the Technical Reference Manual, see:\nhttps://developer.arm.com/Processors/Cortex-A320\n\n---------\n\nCo-authored-by: Oliver Stannard \u003coliver.stannard@arm.com\u003e",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "f7d56cfd19ce5c38d0f5f697c2441d23373a8f03",
      "old_mode": 33188,
      "old_path": "clang/docs/ReleaseNotes.rst",
      "new_id": "3f38d510f7ad143daa668dbd352793b4d620361d",
      "new_mode": 33188,
      "new_path": "clang/docs/ReleaseNotes.rst"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d0b180bff85d7a3c4700bc3a060d170e8dccaeae",
      "new_mode": 33188,
      "new_path": "clang/test/Driver/aarch64-cortex-a320.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "eed89039f3a1983433ff10ec6a00061bbbf44eeb",
      "new_mode": 33188,
      "new_path": "clang/test/Driver/print-enabled-extensions/aarch64-cortex-a320.c"
    },
    {
      "type": "modify",
      "old_id": "e8e728a27e410084d5257d9ddf9497a8d93ac48f",
      "old_mode": 33188,
      "old_path": "clang/test/Misc/target-invalid-cpu-note/aarch64.c",
      "new_id": "0a5c485e896be65e592d7f064fad253ffbe152f5",
      "new_mode": 33188,
      "new_path": "clang/test/Misc/target-invalid-cpu-note/aarch64.c"
    },
    {
      "type": "modify",
      "old_id": "e0df19baa54b8d914e9b4a5ac1c59a29e907199e",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AArch64/AArch64Processors.td",
      "new_id": "a5f0f6a2eb150336d39d572e0dc90874787655d1",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AArch64/AArch64Processors.td"
    },
    {
      "type": "modify",
      "old_id": "7b4ded632209890389d7d75ee1f4a8904f9a3d90",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AArch64/AArch64Subtarget.cpp",
      "new_id": "a28e6bad0dca04f6eb588bafc949a72b3304322a",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AArch64/AArch64Subtarget.cpp"
    },
    {
      "type": "modify",
      "old_id": "922c2163b8ea9f741ae690966eb986578a6a8b7f",
      "old_mode": 33188,
      "old_path": "llvm/lib/TargetParser/Host.cpp",
      "new_id": "14acef116708a80c68e28c09ad18fff316cb67f7",
      "new_mode": 33188,
      "new_path": "llvm/lib/TargetParser/Host.cpp"
    },
    {
      "type": "modify",
      "old_id": "1beed7bd87d1829b98f178471eb8e0c4e2f6b554",
      "old_mode": 33188,
      "old_path": "llvm/unittests/TargetParser/Host.cpp",
      "new_id": "c13d33e32c6d99a8284240163dbf29e81118bac2",
      "new_mode": 33188,
      "new_path": "llvm/unittests/TargetParser/Host.cpp"
    },
    {
      "type": "modify",
      "old_id": "b3c470b774de7fbecd014be419527d5688b89f63",
      "old_mode": 33188,
      "old_path": "llvm/unittests/TargetParser/TargetParserTest.cpp",
      "new_id": "0b1c84e6311ba3ced426f65e4e83c2a9c52f2d76",
      "new_mode": 33188,
      "new_path": "llvm/unittests/TargetParser/TargetParserTest.cpp"
    }
  ]
}