)]}'
{
  "commit": "1d7a0fa08ad1e83a19e09788840353fcd00002f7",
  "tree": "f4a38fe7ecf1e1d4fef32a8aa53aa7feb33fbb56",
  "parents": [
    "283c47b4c5231a1baf528355f7119a73ac168968"
  ],
  "author": {
    "name": "Matt Arsenault",
    "email": "Matthew.Arsenault@amd.com",
    "time": "Fri Aug 01 16:11:11 2025 +0900"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Fri Aug 01 16:11:11 2025 +0900"
  },
  "message": "AMDGPU: Move asm constraint physreg parsing to utils (#150903)\n\nAlso fixes an assertion on out of bound physical register\nindexes.",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "ad267576a84af5abbd6e7bacda8fe9aed031330b",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/SIISelLowering.cpp",
      "new_id": "4d67e4a5cbcf9e3c4fcd8d57340f212e1d4e3aa6",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/SIISelLowering.cpp"
    },
    {
      "type": "modify",
      "old_id": "5827f18643ed49d8b0ec0003ae7bfc20600c8abc",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp",
      "new_id": "65fa0884b11c9d158c19e0703804b727bb744f4f",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp"
    },
    {
      "type": "modify",
      "old_id": "74d59f4852ef30d26eb9c1cbec05c79c9f941eb4",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h",
      "new_id": "1252e35d81e82b18c1953189069fab8c7ed35593",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "892955c3973b0b8a61ad6ef0f114d23fd445cb2d",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/inline-asm-out-of-bounds-register.ll"
    }
  ]
}