)]}'
{
  "commit": "173c68239d1d11f4e36c8af07a28310da67568a7",
  "tree": "bb0c9dc8ea199d3fd9906a17d0f248ff757a1581",
  "parents": [
    "81bd712f928b3c736d83252df75c1c1bd3374122"
  ],
  "author": {
    "name": "Fabian Ritter",
    "email": "fabian.ritter@amd.com",
    "time": "Fri Oct 11 08:50:49 2024 +0200"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Fri Oct 11 08:50:49 2024 +0200"
  },
  "message": "[AMDGPU] Enable unaligned scratch accesses (#110219)\n\nThis allows us to emit wide generic and scratch memory accesses when we\r\ndo not have alignment information. In cases where accesses happen to be\r\nproperly aligned or where generic accesses do not go to scratch memory,\r\nthis improves performance of the generated code by a factor of up to 16x\r\nand reduces code size, especially when lowering memcpy and memmove\r\nintrinsics.\r\n\r\nAlso: Make the use of the FeatureUnalignedScratchAccess feature more\r\nconsistent: FeatureUnalignedScratchAccess and EnableFlatScratch are now\r\northogonal, whereas, before, code assumed that the latter implies the\r\nformer at some places.\r\n\r\nPart of SWDEV-455845.",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "25117544d6a849deffc4d48948d22ae59a86d70c",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/AMDGPU.td",
      "new_id": "62fac085897ab6876ea1f317a5d7eafc8bf5e2fe",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/AMDGPU.td"
    },
    {
      "type": "modify",
      "old_id": "3f4f42377d56ee05a480dcefa433756cb8d04aee",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp",
      "new_id": "d701bf037fdfa678a899891ca973f8379f3ebcf5",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp"
    },
    {
      "type": "modify",
      "old_id": "19458126093167ad527f543bdac1b01b8733a2bd",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/GCNSubtarget.h",
      "new_id": "1ea3beb2855d6941406ea468034cd19952c6bd54",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/GCNSubtarget.h"
    },
    {
      "type": "modify",
      "old_id": "3d8e03521e2b905e5a43cbd10268ec6be280c0ba",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/SIISelLowering.cpp",
      "new_id": "8c197f231496128da1fa065e010278d5c8872b84",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/SIISelLowering.cpp"
    },
    {
      "type": "modify",
      "old_id": "ce528467cd35b476d53ccb93f92098e32278f262",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/GlobalISel/flat-scratch.ll",
      "new_id": "6e2e88f22600a8835ffccaed814a31f06b822a2a",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/GlobalISel/flat-scratch.ll"
    },
    {
      "type": "modify",
      "old_id": "b1d7d36f9912e785aac7b038b4eceed0b9c921fd",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-flat.mir",
      "new_id": "032ca7c0d4fee974b65c6465ec9911400bf108b2",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-flat.mir"
    },
    {
      "type": "modify",
      "old_id": "741f878c86f8b64f80e7f0d2f6b4522d65ab13c9",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-private.mir",
      "new_id": "6d93112aae1a06bc8d4d8ee35e8a73a55b0043cb",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-private.mir"
    },
    {
      "type": "modify",
      "old_id": "ea10547da6ab7f1d5f570d4b94aabc14c8e90349",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/chain-hi-to-lo.ll",
      "new_id": "3fc5d0d4b279eb1be93d7e645a2466ea3e016d7a",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/chain-hi-to-lo.ll"
    },
    {
      "type": "modify",
      "old_id": "0ad53083d0ff3f32285c61aad34abe2dc08f6044",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/flat-address-space.ll",
      "new_id": "12593e3760fd3ed744f4dcdbb6c7d3e7e66049d4",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/flat-address-space.ll"
    },
    {
      "type": "modify",
      "old_id": "1dd18b4228fe5e1c92fedc4338afe4dff169dd50",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/memcpy-crash-issue63986.ll",
      "new_id": "9d43efbdf07b1f23c0fbc1c54992640c1b846ff4",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/memcpy-crash-issue63986.ll"
    },
    {
      "type": "modify",
      "old_id": "0a76e169e9c385293422bdc0fc5fedcffba49527",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/memcpy-libcall.ll",
      "new_id": "8c28fac0d839c29747c7c5ff0e4f1257d1fa8d01",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/memcpy-libcall.ll"
    },
    {
      "type": "modify",
      "old_id": "7575782c1b2acd92b312488b8478e0f1a7a62442",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/memcpy-param-combinations.ll",
      "new_id": "cadc3dadb0a1e9abd0b820a848cd456659a4915d",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/memcpy-param-combinations.ll"
    },
    {
      "type": "modify",
      "old_id": "cc5256620bfe088961dc257778fa10938b884c31",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/memmove-param-combinations.ll",
      "new_id": "4e5688adcd6bbd69cc438cba697a42a4042c9e1f",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/memmove-param-combinations.ll"
    },
    {
      "type": "modify",
      "old_id": "94bc6d46b2395bb2815f1e7b0cd4c1e1a174c454",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/sdwa-commute.ll",
      "new_id": "8ad6a4e534d23233af10ed0f177ae5144f5b56a2",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/sdwa-commute.ll"
    },
    {
      "type": "modify",
      "old_id": "4e734d6e0884bc93b8ca8c3de850f11f33a6baa4",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/unaligned-load-store.ll",
      "new_id": "fc33a274d7b11af4823a5b34d428f6b00cea1e64",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/unaligned-load-store.ll"
    }
  ]
}