[GlobalISel][AArch64] Add support for sli/sri intrinsics (#173364) GISel previously failed to lower the sli and sri family of intrinsics. This patch fixes this. - sli/sri intrinsics are now lowered to G_SLI / G_SRI GlobalISel nodes during Legalisation. MIRBuilder is used over LowerTriOp to build the instruction here, as LowerTriOp treats all operands as registers, whilst the last operand of sli/sri is an immediate value. - Intrinsics are treated as "always defines fp" and "always uses fp", to ensure vectors are always placed on floating point registers. This fixes an issue where 1-element vectors are placed on general purpose registers, as IR Translation converts these vectors to i64s. This PR is a replica of #171448, which was incorrectly merged into the wrong branch.
Welcome to the LLVM project!
This repository contains the source code for LLVM, a toolkit for the construction of highly optimized compilers, optimizers, and run-time environments.
The LLVM project has multiple components. The core of the project is itself called “LLVM”. This contains all of the tools, libraries, and header files needed to process intermediate representations and convert them into object files. Tools include an assembler, disassembler, bitcode analyzer, and bitcode optimizer.
C-like languages use the Clang frontend. This component compiles C, C++, Objective-C, and Objective-C++ code into LLVM bitcode -- and from there into object files, using LLVM.
Other components include: the libc++ C++ standard library, the LLD linker, and more.
Consult the Getting Started with LLVM page for information on building and running LLVM.
For information on how to contribute to the LLVM project, please take a look at the Contributing to LLVM guide.
Join the LLVM Discourse forums, Discord chat, LLVM Office Hours or Regular sync-ups.
The LLVM project has adopted a code of conduct for participants to all modes of communication within the project.