)]}'
{
  "commit": "0e46b49de43349f8cbb2a7d4c6badef6d16e31ae",
  "tree": "dd1f85e1058cb720860094e9101999a9f727ce59",
  "parents": [
    "54067c5fbe9fc13ab195cdddb8f17e18d72b5fe4"
  ],
  "author": {
    "name": "Matt Arsenault",
    "email": "Matthew.Arsenault@amd.com",
    "time": "Fri Dec 22 15:44:09 2023 +0700"
  },
  "committer": {
    "name": "Matt Arsenault",
    "email": "arsenm2@gmail.com",
    "time": "Fri Dec 22 16:46:22 2023 +0700"
  },
  "message": "Reapply \"RegisterCoalescer: Add implicit-def of super register when coalescing SUBREG_TO_REG\"\n\nThis reverts commit c398fa009a47eb24f88383d5e911e59e70f8db86.\n\nPPC backend was fixed in 2f82662ce901c6666fceb9c6c5e0de216a1c9667\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "c1af37c8510ff54b40e1d0e36bfd6dd9aa28818f",
      "old_mode": 33188,
      "old_path": "llvm/lib/CodeGen/RegisterCoalescer.cpp",
      "new_id": "397fff5263426060a1b9cff774c18e0a5f3421a5",
      "new_mode": 33188,
      "new_path": "llvm/lib/CodeGen/RegisterCoalescer.cpp"
    },
    {
      "type": "modify",
      "old_id": "4c07081404c889d8e3e0012417b79367444855f6",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AArch64/GlobalISel/arm64-pcsections.ll",
      "new_id": "8529dd388ba0fd8da22d64056099914ebfb910e7",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AArch64/GlobalISel/arm64-pcsections.ll"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a3c3fc70e97613a1603d75c1eba1a7697797549f",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/X86/coalescer-breaks-subreg-to-reg-liveness.ll"
    },
    {
      "type": "modify",
      "old_id": "8241a1757af524fc889257358ad5aa248a201d16",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/X86/coalescer-implicit-def-regression-imp-operand-assert.mir",
      "new_id": "190b14052d9b6f66704952af020808fef3ca3c0d",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/X86/coalescer-implicit-def-regression-imp-operand-assert.mir"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "fe53aef86e83596fd3e75b001928f1fd49c3be63",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/X86/coalescing-subreg-to-reg-requires-subrange-update.mir"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "6121a0bcc5641480cacb742842fcc3514cfa3c89",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/X86/subreg-to-reg-coalescing.mir"
    }
  ]
}