)]}'
{
  "commit": "05f208ac0bde1f15109d317fe7b241c04d693659",
  "tree": "759cb11ba7271e56cfbd8f39de2d9e2767e7180a",
  "parents": [
    "0eebb8bbe545eb0a045ed07091b3e4eda3e68a53"
  ],
  "author": {
    "name": "Matt Arsenault",
    "email": "Matthew.Arsenault@amd.com",
    "time": "Tue Aug 26 20:09:32 2025 +0900"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Tue Aug 26 20:09:32 2025 +0900"
  },
  "message": "AMDGPU: Stop checking if registers are reserved in adjustAllocatableRegClass (#155125)\n\nThis function is used to implement TargetInstrInfo::getRegClass and\nconceptually should not depend on the dynamic state of the function.",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "ba37bdb203a7fac0971a6024f7646b70d6f5ef95",
      "old_mode": 33188,
      "old_path": "llvm/lib/Target/AMDGPU/SIInstrInfo.cpp",
      "new_id": "3b5b3687967c9a9f911c21c7fa661ae2a033d5fa",
      "new_mode": 33188,
      "new_path": "llvm/lib/Target/AMDGPU/SIInstrInfo.cpp"
    },
    {
      "type": "modify",
      "old_id": "1da8cd6646d53bb46b37848c25ac72ac7f601dae",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/amdgpu-branch-weight-metadata.ll",
      "new_id": "9666085341d837d6abb0b66729a55c90fa166215",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/amdgpu-branch-weight-metadata.ll"
    },
    {
      "type": "modify",
      "old_id": "51caa84450ff3d72c410806b55f948fa6f87e4a1",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/attributor-flatscratchinit-undefined-behavior2.ll",
      "new_id": "8b2f0a7ed63c162e81f87df241e1f5819a2223dc",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/attributor-flatscratchinit-undefined-behavior2.ll"
    },
    {
      "type": "modify",
      "old_id": "614b1e38a530f94ff76271c5a2d5f0de95b70cb0",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/av-split-dead-valno-crash.ll",
      "new_id": "37040123ee20c6e723128fc48525775c97e86284",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/av-split-dead-valno-crash.ll"
    },
    {
      "type": "modify",
      "old_id": "96b191d5aceadd6e266439dd3eeff5b0e75b7a98",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/buffer-atomic-fadd.f64.ll",
      "new_id": "2ce54f8a463c7c2b053ad30a3750dd0248b2cd0e",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/buffer-atomic-fadd.f64.ll"
    },
    {
      "type": "modify",
      "old_id": "370b43a7f436cc46dbdc153c02a86f70fb22f6eb",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/flat-atomic-fadd.f64.ll",
      "new_id": "2049b4dabffd877bfa41a3dffa22ac218bc8a92f",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/flat-atomic-fadd.f64.ll"
    },
    {
      "type": "modify",
      "old_id": "fc8883924dfbcba2800581c94149b63c3af66102",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/flat-scratch.ll",
      "new_id": "fadcc39c95f476ef09b9b6a32b10c18d3fae3f66",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/flat-scratch.ll"
    },
    {
      "type": "modify",
      "old_id": "0cb2b0b7df3d253f08641a3588f48591913dc51c",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/fp64-atomics-gfx90a.ll",
      "new_id": "3856f0c327495ace3d47f58465ebefc295f72913",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/fp64-atomics-gfx90a.ll"
    },
    {
      "type": "modify",
      "old_id": "b24ebbd9435cf2d0fbd03e44c5fba0d458e14523",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/gep-const-address-space.ll",
      "new_id": "9db760077a853c2ee86573a8c3671286d69a6eb0",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/gep-const-address-space.ll"
    },
    {
      "type": "modify",
      "old_id": "c2ddce47ffd789108ada3fa3c76a159c537a1e7f",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/global-atomic-fadd.f32-no-rtn.ll",
      "new_id": "85549b86a9a6c3c5edee27ef80387f82fe8be4fa",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/global-atomic-fadd.f32-no-rtn.ll"
    },
    {
      "type": "modify",
      "old_id": "682c1cd8060aa8abf5b19814bc50c8572711909e",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/global-atomic-fadd.f64.ll",
      "new_id": "02884559bdaa97ad2650254d55e497b6dd1ad236",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/global-atomic-fadd.f64.ll"
    },
    {
      "type": "modify",
      "old_id": "f2da966a56fc535bb4d6b9c735f7694d8c031a31",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/global-i16-load-store.ll",
      "new_id": "57bfd2490f9daf71ec23e31f13e87e604853073e",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/global-i16-load-store.ll"
    },
    {
      "type": "modify",
      "old_id": "0a493e5188ad5147b376ee71f4f1f9b1ca24002d",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/infer-addrspace-flat-atomic.ll",
      "new_id": "59dfd713ef4fd9774b213bd64601207494d3d613",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/infer-addrspace-flat-atomic.ll"
    },
    {
      "type": "modify",
      "old_id": "b8f9571ccc2ee71a5760f567656222f8001f0d8f",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/mad_64_32.ll",
      "new_id": "e6960a3f710dab48714e1765964bace7c743bee0",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/mad_64_32.ll"
    },
    {
      "type": "modify",
      "old_id": "f54a3831d43b46fe4e951aac627a68b40a1a3a20",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/partial-regcopy-and-spill-missed-at-regalloc.ll",
      "new_id": "73a474383becb2ec105c9ab32d2e2646b675aa66",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/partial-regcopy-and-spill-missed-at-regalloc.ll"
    },
    {
      "type": "modify",
      "old_id": "546054cba4700dcbde1300e61b9dbf310774d0c0",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/preload-implicit-kernargs.ll",
      "new_id": "f5e136a80b4a8af9f2fe42341d438a0c6156433f",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/preload-implicit-kernargs.ll"
    },
    {
      "type": "modify",
      "old_id": "58f0b9657476cb6696d87e52baa392462dd034af",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/preload-kernarg-header.ll",
      "new_id": "84aa948ac11b39f94a907e9315003f9ba73b64d6",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/preload-kernarg-header.ll"
    },
    {
      "type": "modify",
      "old_id": "be86fd18cd737fe1e87bb5310f5974293aeb77f7",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/preload-kernargs.ll",
      "new_id": "4d367ef7ffd9dd3985be8f84a200788a2a864cbb",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/preload-kernargs.ll"
    },
    {
      "type": "modify",
      "old_id": "68ef30a90646e3c79d7e34d4402905d4f8391910",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/ptradd-sdag-optimizations.ll",
      "new_id": "4db232cbfa8c75478ada5411e0c5445c4b651c08",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/ptradd-sdag-optimizations.ll"
    },
    {
      "type": "modify",
      "old_id": "64d5d01454a374b5e4da7b8923ccba64c8a61561",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/store-to-constant.ll",
      "new_id": "9b3b52012f32700a5efcfe726264a678b173a68a",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/store-to-constant.ll"
    },
    {
      "type": "modify",
      "old_id": "f6c357dc38b48f7f77d153f206f7da90e05b32f7",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/tuple-allocation-failure.ll",
      "new_id": "d80ec6bd349458b306da8041563579eb77dea44a",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/tuple-allocation-failure.ll"
    },
    {
      "type": "modify",
      "old_id": "b3166fa3f45486df35a0ad9f081281d68c5f82e4",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/undef-handling-crash-in-ra.ll",
      "new_id": "89b90d7cd74f6c3c7b75148cad61f08c2a7d75d2",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/undef-handling-crash-in-ra.ll"
    },
    {
      "type": "modify",
      "old_id": "fe7def8a6927899dea1f960511e119ff2c8a46ef",
      "old_mode": 33188,
      "old_path": "llvm/test/CodeGen/AMDGPU/vector_shuffle.packed.ll",
      "new_id": "11d724eda547e0eacd1a4fc101dc2678ed0d54ce",
      "new_mode": 33188,
      "new_path": "llvm/test/CodeGen/AMDGPU/vector_shuffle.packed.ll"
    }
  ]
}